A high performance FGMOS based current mirrors at low supply voltage is proposed in this paper. A combination of floating gate and CMOS technology is used to design this new simple current mirror at low supply voltage of 0.5V using 180nm CMOS technology. Very low input impedance of 14Ω with increased input voltage swing. In addition to accurate current copy, a very high output impedance of 5GΩ is achieved with low power consumption of 42.6 µW.
Introduction
The demand of low voltage low power analog circuits is increasing gradually for portable electronics devices [1] . The speed of analog circuits degrades as supply voltage decreases. It's a challenge to design and develop high performance analog circuits with minimum power consumption and supply voltage without any compromise in performance. One of the basic analog building blocks is current mirror. A high performance current mirror should have low input impedance and very high output impedance at low supply voltage with accurate current transfer. The input and output voltage requirements should be low and it should be able to operate at high frequency. Various high performance CMOS current mirrors have been introduced with low supply voltage, input impedance and good current copy property [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] . Current mirror is used in various applications in analog integrated circuits such as operational amplifiers, current conveyors, operational transconductance amplifiers, analog-to-digital and digital-to-analog data converters, current sensing circuits, current-mode filters, and translinear loops [5] [6] [7] [8] [9] [10] . Current mirrors are basically used for current amplification, level shifting, biasing, and loading in a circuit. A current mirror should have very low input impedance and very high output impedance. Shunt feedback technique and flipped voltage follower can be used to achieve very low input impedance [15] . Several output stages have also been proposed to provide high output impedance [12] [13] [14] for CMOS current mirrors. The structures proposed in [12] [13] are complex implementation of regulated cascode structure and super cascode structure is implemented in [13] . The cascoding of transistor upgrades the output impedance but also increases supply voltage requirements. Many topologies [15] [16] [17] [18] have been proposed to implement low input impedance using shunt feedback and a flipped voltage follower in input section .Series feedback is also used in the output section ensuring low input and output impedances but again with high supply voltage requirements. Floating gate technology provides solution to this problem as it reduces supply voltage requirements and power dissipation of a system. FGMOS based circuits can operate below the limits of supply voltage levels with any affecting the other features of the system with less power dissipation compared to conventional system of same technology [16] [17] [18] . In this paper both floating gate technology and cascoding are utilized to propose a new output stage for current mirrors. This paper is organized as follows. Section 2 illustrates the characteristics of floating gate MOSFET. Section 3 covers the implementation of proposed low voltage current mirror and Section 4 depicts small signal analysis of the input and output impedance. The simulation results of both output stages are compared in section 5 and conclusion is given in section 6.
Floating Gate MOSFET
Floating gate MOSFET is a multiple input transistor with its floating gate in terms of DC operating point, formed by polysilicon layer and secondary gates are formed above floating gate by other polysilicon layer. A possible equivalent structure of multiple-input FGMOS is given in fig. 1 with symbol and voltage definitions. Where β is transconductance parameter and Vi is input voltage.
Proposed Current Mirror
Several input and output stages have been proposed for low voltage CMOS current mirrors to achieve high performance. In this proposed current mirror, a flipped voltage follower [18] is used for input stage with mirror transistors implemented using FGMOS transistors and output stage is implemented by super cascade structure [14] as shown in the figure 2.In the input stage shown in figure 2, MFG1 and MFG2 are FGMOS transistors which are independent of threshold voltage. M3 along with IB and VB controls and forces the VDS of FGMOS transistor MFG1 to a constant value. The power supply required by current mirror is limited by input section i.e by transistor MFG1, M3 operating in saturation region and biasing current. The minimum voltage supply required can be given as VDDminimum= VDSAT+ VGS/k (5) Where VDSAT is saturation voltage, VGS is gate to source voltage and k is capacitive voltage divider ratio. It can be seen that minimum supply voltage has been reduced by one VDSAT when compared to voltage requirements if mirror transistors were implemented by CMOS M1 and M2.On the output side, transistor M4 controls and forces the VDS of transistor M2 to be equal to M1. As shown in the fig 2. The drain terminal of transistor M4 is driving the gate of transistor M5 which is in reverse polarity. So, an inverting stage is added to change the polarity while driving gate of transistor M5 along with gain boosting which will increase the output Impedance. A simple realization of inverting stage is shown in the fig. 3 .An inverting amplifier formed using a biasing current and transistor M6. The arrangement of transistor M4, M5and M6 along with their biasing currents IB and IB1forms super cascode structure.
Small Signal Analysis I. Input Impedance
The input impedance, rin is very low due to the presence of input feedback and MFG1. The small signal model of input section is given in fig. 4 . = k * vd3
Therefore, the small signal trans conductance of MFG1can be given as
where gm is small signal transconductance of NMOS transistor and CT is the total capacitance given by equation (1) Hence, the input impedance can be given as rin = 1 kgm1gm3ro3
which is further reduced by the factor k depending upon the values of C1 and C2 connected to two input FGMOS transistor.
II. Output Impedance
The output section is consists of MOSFETs MFG2, M4, M6 and M5 and its equation can be derived from small signal model shown in the fig. 5 rout can be given as
Using equations (1) and (2), the output current can be given as ) ro2 ) (12) Assuming that gmro>> 1, equation (12) can be rewritten as vo io = rout = gm4ro4gm5ro5gm6ro6ro2 (13) It can be observed form above equation that output impedance is quite high using super cascade structure [13] .
Simulation Results
The circuit shown in the fig. 6 is designed and simulated using 180 nm CMOS technology on cadence spectre with supply voltage of 0.5V. The aspect ratio of transistors used to design this current mirror were 3/1 for M1 and M2, 2/2 for M3, M4 and M5. The W/L ratio of M6 is 10/0.3 with biasing current IB of 1 µA and IB1 of 10 µA. The chosen values of C1 and C2 are 0.7pF and 0.3pF. Fig. 6 shows the current transfer curve for input range of 0 to 200 µA with the error in current copying of 0.003% up to 100 µA as shown in the figure 7. The bandwidth of proposed current mirror is 100Mhz as depicted in figure 8 and table no. 1 shows the comparison of proposed with existing current mirrors. The supply voltage is quite reduced using FGMOS technique with power consumption of 62.6 µW making it suitable for ultra-low power applications. 
Conclusion
A low-voltage high performance FGMOS based current mirror has been proposed in this paper. The proposed implementation achieves the output impedance of 5GΩ and input impedance of 14Ω with increased input voltage swing at supply voltage of 0.5V. Current mirror is simulated using 180nm CMOS technology on cadence spectre to verify it. The design can be used in low power applications.
